2023-11-25 03:18:19 -05:00
|
|
|
/********************************** (C) COPYRIGHT *******************************
|
|
|
|
|
* File Name : ch32v00x_misc.h
|
|
|
|
|
* Author : WCH
|
|
|
|
|
* Version : V1.0.0
|
2024-03-20 23:18:08 -04:00
|
|
|
* Date : 2023/12/26
|
2023-11-25 03:18:19 -05:00
|
|
|
* Description : This file contains all the functions prototypes for the
|
|
|
|
|
* miscellaneous firmware library functions.
|
|
|
|
|
*********************************************************************************
|
|
|
|
|
* Copyright (c) 2021 Nanjing Qinheng Microelectronics Co., Ltd.
|
|
|
|
|
* Attention: This software (modified or not) and binary are used for
|
|
|
|
|
* microcontroller manufactured by Nanjing Qinheng Microelectronics.
|
|
|
|
|
*******************************************************************************/
|
|
|
|
|
#ifndef __CH32V00X_MISC_H
|
|
|
|
|
#define __CH32V00X_MISC_H
|
|
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
|
extern "C" {
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#include <ch32v00x.h>
|
|
|
|
|
|
2024-03-20 23:18:08 -04:00
|
|
|
/* CSR_INTSYSCR_INEST_definition */
|
|
|
|
|
#define INTSYSCR_INEST_NoEN 0x00 /* interrupt nesting disable(CSR-0x804 bit1 = 0) */
|
|
|
|
|
#define INTSYSCR_INEST_EN 0x01 /* interrupt nesting enable(CSR-0x804 bit1 = 1) */
|
|
|
|
|
|
|
|
|
|
/* Check the configuration of CSR(0x804) in the startup file(.S)
|
|
|
|
|
* interrupt nesting enable(CSR-0x804 bit1 = 1)
|
|
|
|
|
* priority - bit[7] - Preemption Priority
|
|
|
|
|
* bit[6] - Sub priority
|
|
|
|
|
* bit[5:0] - Reserve
|
|
|
|
|
* interrupt nesting disable(CSR-0x804 bit1 = 0)
|
|
|
|
|
* priority - bit[7:6] - Sub priority
|
|
|
|
|
* bit[5:0] - Reserve
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef INTSYSCR_INEST
|
|
|
|
|
#define INTSYSCR_INEST INTSYSCR_INEST_EN
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* NVIC Init Structure definition
|
|
|
|
|
* interrupt nesting enable(CSR-0x804 bit1 = 1)
|
|
|
|
|
* NVIC_IRQChannelPreemptionPriority - range from 0 to 1.
|
|
|
|
|
* NVIC_IRQChannelSubPriority - range from 0 to 1.
|
|
|
|
|
*
|
|
|
|
|
* interrupt nesting disable(CSR-0x804 bit1 = 0)
|
|
|
|
|
* NVIC_IRQChannelPreemptionPriority - range is 0.
|
|
|
|
|
* NVIC_IRQChannelSubPriority - range from 0 to 3.
|
|
|
|
|
*
|
|
|
|
|
*/
|
2023-11-25 03:18:19 -05:00
|
|
|
typedef struct
|
|
|
|
|
{
|
|
|
|
|
uint8_t NVIC_IRQChannel;
|
|
|
|
|
uint8_t NVIC_IRQChannelPreemptionPriority;
|
|
|
|
|
uint8_t NVIC_IRQChannelSubPriority;
|
|
|
|
|
FunctionalState NVIC_IRQChannelCmd;
|
|
|
|
|
} NVIC_InitTypeDef;
|
|
|
|
|
|
|
|
|
|
/* Preemption_Priority_Group */
|
2024-03-20 23:18:08 -04:00
|
|
|
#if (INTSYSCR_INEST == INTSYSCR_INEST_NoEN)
|
|
|
|
|
#define NVIC_PriorityGroup_0 ((uint32_t)0x00) /* interrupt nesting enable(CSR-0x804 bit1 = 1) */
|
|
|
|
|
#else
|
|
|
|
|
#define NVIC_PriorityGroup_1 ((uint32_t)0x01) /* interrupt nesting disable(CSR-0x804 bit1 = 0) */
|
|
|
|
|
#endif
|
2023-11-25 03:18:19 -05:00
|
|
|
|
|
|
|
|
|
|
|
|
|
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup);
|
|
|
|
|
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct);
|
|
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif /* __CH32V00x_MISC_H */
|
|
|
|
|
|
